Evaluation of Various Routing Architectures for Multi-FPGA Boards
نویسندگان
چکیده
Multi-FPGA boards are being used for logic emulation, rapid prototyping, custom computing and low volume subsystem implementation. A key feature which characterizes these boards is their routing architecture(RA). Inter-FPGA connections in an RA can be of two types, namely fixed connections through direct wires and programmable connections through intermediate Field-Programmable Interconnect Devices. This paper presents an analytical approach for evaluating routing performance of an RA employing both types of connections . Our approach consists of two steps: 1) Generation of random interconnection requirement matrix for modeling real circuits with an orientation towards the available interconnection architecture. 2) Checking the routability of the generated matrix on the given RA. The evaluation experiments for many RAs demonstrate that our methodology matches in results with purely experiment based approaches. However, it is more versatile in that it can evaluate new RAs. Also it provides more observability and controllability of architectural, circuit and performance parameters.
منابع مشابه
Reliability and Performance Evaluation of Fault-aware Routing Methods for Network-on-Chip Architectures (RESEARCH NOTE)
Nowadays, faults and failures are increasing especially in complex systems such as Network-on-Chip (NoC) based Systems-on-a-Chip due to the increasing susceptibility and decreasing feature sizes. On the other hand, fault-tolerant routing algorithms have an evident effect on tolerating permanent faults and improving the reliability of a Network-on-Chip based system. This paper presents reliabili...
متن کاملمدل عملکردی تحلیلی FPGA برای پردازش با قابلیت پیکربندی مجدد
Optimizing FPGA architectures is one of the key challenges in digital design flow. Traditionally, FPGA designers make use of CAD tools for evaluating architectures in terms of the area, delay and power. Recently, analytical methods have been proposed to optimize the architectures faster and easier. A complete analytical power, area and delay model have received little attention to date. In addi...
متن کاملRecon gurable Multi - FPGA Architectures ?
This paper presents an integrated design system called sparcs (Synthesis and Partitioning for Adaptive Reconngurable Computing Systems) for automatically partitioning and synthesizing designs for recon-gurable boards with multiple eld-programmable devices (fpgas). The sparcs system accepts design speciications at the behavior level, in the form of task graphs. The system contains a temporal par...
متن کاملHybrid Multi-FPGA Board Evaluation by Limiting Multi-Hop Routing
Multi-FPGA Boards (MFBs) have been in use for more than a decade for emulation of the digital circuits in many applications. Key feature of an MFB architecture is its inter-FPGA connections. There are two types of inter-FPGA connections namely i) fixed connection (FC)connecting a pair of FPGAs through a dedicated wire between them, ii) programmable connection (PC)connecting a pair of FPGAs thro...
متن کاملHardwired-Clusters Partial-Crossbar: A Hierarchical Routing Architecture for Multi-FPGA Systems
Multi-FPGA systems (MFSs) are used as custom computing machines, logic emulators and rapid prototyping vehicles. A key aspect of these systems is their programmable routing architecture which is the manner in which wires, FPGAs and Field-Programmable Interconnect Devices (FPIDs) are connected. Several routing architectures for MFSs have been proposed [Arno92] [Butt92] [Hauc94] [Apti96] [Vuil96]...
متن کامل